

Quasi-Digital CMOS Temperature Sensor for on-Chip Thermal Monitoring of Self-X Systems

Senan Alraho^a, Qummar Zaman^a, and Andreas König^a

^aLehrstuhl Kognitive Integrierte Sensorsysteme (KISE), TU Kaiserslautern Deutschland

Abstract

This paper presents a simple and fully integrated small size CMOS temperature sensor with quasi digital output for on-chip temperature monitoring. The proposed circuit converts the linear temperature-dependent current of the proportional to absolute temperature (PTAT) biasing circuit into a frequency signal by exciting a simple current-mode relaxation oscillator (RO). In order to reduce the circuit area, a current-mode comparator is used in the design of the RO. The post-layout simulations show that under the worst-case process corners and $\pm 10\%$ supply voltage variation, the temperature sensor has a maximum absolute nonlinearity error of 2.4°C for the temperature range from -40°C to $+85^\circ\text{C}$ with a power figure of merit equal to $0.2 \frac{\mu\text{W}}{\text{kHz}}$. The circuit occupies a layout area of 0.028 mm^2 . The circuit is designed using the XFAB $0.35 \mu\text{m}$ technology and Cadence Virtuoso tools for verification and physical implementation.

1 Introduction

The ability to integrate densely packed transistors in advanced node process and system-on-chip (SoC) technology increased system intelligence and computation speed at the price of higher power consumption. Consequently, generating more heat and raising the die temperature may cause permanent thermal damage or, less aggressively, performance and power efficiency degradation at elevated temperatures [1, 2, 3]. Furthermore, high on-chip temperature leads to increase the leakage currents, which in turn rise the chip power dissipation [4]. Standalone traditional cooling techniques using off-chip solutions like heat-sinks, fan air cooling, or even sophisticated solutions like microfluidic cooling systems are inadequate to maintain chip safety in modern integrated circuits (ICs) [5, 6]. Therefore, an on-chip thermal management system [7] is necessary and established by now to locally and effectively track the chip temperature to prevent chip overheat malfunction or dynamically optimize system performance accordingly by using evolvable hardware (EHW) mixed-signal electronics with self-X properties (self-calibrating, self-adapting, etc.) [8, 9]. Therefore, the chip lifecycle will be enhanced [10] because its reliability is highly correlated to the temperature [11].

To have a comprehensive thermal measurement profile, several temperature sensors can be spread at different chip locations, especially near the more subjected heat areas that create dangerous hot spots [12, 13]. Hence, this highlights the need for the low area and low power consumption temperature sensor design [14]. The latter demand also reduces the self-heating of the sensor elements that can cause inaccuracy measurement error [15]. Various types of CMOS monolithic temperature sensors utilize the temperature dependency of the CMOS elements, e.g., resistors, parasitic BJTs (bipolar junction transistors) and MOS-

FETs. Generally, the BJTs based temperature sensors have high linearity that enables them to support high-resolution temperature measurement but consumes more area [16].

A common temperature measurement procedure in these types of sensors is by comparing the complementary to absolute temperature (CTAT) voltage of the base-emitter junction (V_{BE}) or the proportional to absolute temperature (PTAT) difference voltage between two non-equal size junctions (ΔV_{BE}) to a temperature-independent reference voltage [17]. The ratio between CTAT/PTAT voltage to the reference voltage representing the measured temperature is converted to digital using analog-to-digital converter (ADC) [18]. To reduce the area and power consumption related to the use of ADCs, the sensor output can be realized in a quasi-digital domain that modulates temperature quantity in the form of period, frequency, pulse number, time interval or duty cycle [19], followed by time/frequency to digital converter, which consumes less area and power [13, 16, 20].

A recent work in [21, 22] incorporates this principle by exploiting the temperature dependency of the MOS resistors and MOS transistors, respectively. However, the accuracy and resolution of this approach significantly depend on the quality of the clock signal; additionally, the MOS-FETs solutions are less linear than BJTs counterparts [23]. Authors in [24] avoided using the clock by designing a temperature sensor based on an asynchronous counter to count the number of generated pulses as a function of temperature. An intermediate solution is followed by authors in [25, 26] by using the BJTs and time to digital conversion to achieve small size, low power, and high accurate temperature sensor design. In smart sensory electronics [8, 9, 27], the microcontroller/digital processing unit can be employed to perform the quasi-digital to digital conversion of the temperature sensor with high resolution granted by the accurate timers of the processing unit. Hence, make

it an attractive choice to simplify the sensor design further as implemented in [28].

Nevertheless, the quasi-digital sensors are becoming more prominent owing to their main features of combining the simplicity of the digital signals and the noise immunity of analogue sensors [29, 30]. This paper aims to design a quasi-digital temperature sensor for on-chip thermal management based on high linear ΔV_{BE} PTAT current properties of the parasitic BJTs in CMOS 0.35 μm technology. Section 3 presents the proposed schematic circuit, while the layout and the post-layout simulation results are presented in section 4. Section 5 report briefly the achieved results.

2 Proposed Temperature Sensor

The proposed circuit schematic is depicted in figure 1 consists mainly of two units; the first unit represents the temperature sensing core (TSC) which perform the temperature to current conversion. The second unit is the current-controlled oscillator (CCO) that execute the temperature-dependent current to frequency conversion. The TSC is a bandgap reference circuit (BGR) that produce a PTAT current (I_{PTAT}) and also generates the reference trigger voltage (V_{GR}) for the comparator in the CCO stage. The I_{PTAT} is mirrored to the CCO to generate a quasi-digital signal, modulating the temperature change in frequency with a constant duty cycle of 50%. The BGR circuit is constructed using wide swing cascode mirrors (M1-M12) to improve the current matching and to have a high power supply rejection ratio (PSRR) at the cost of only two additional BJTs (Q1, Q4).

Although regular cascoded mirrors are a more straightforward solution, keeping the cascoded transistors in the saturation region is challenging against the worst case of process, voltage and temperature (PVT) variations in standard 3.3 V CMOS technology. An alternative solution is by boosting the mirror impedance using an auxiliary differential amplifier with simple current mirrors. Overall, the latter solution leads to larger layout area and addresses the amplifier stability issue.

The PTAT current is defined by [31]:

$$I_{PTAT} = \frac{V_{BE2} - V_{BE1}}{R_1} = \frac{V_T \cdot \ln(m)}{R_1} \quad (1)$$

where V_T is the bipolar thermal voltage, and m is the size ratio between Q3 to Q2 transistors and fixed to eight in this design.

The temperature coefficient (TC) of the generated PTAT current can be derived as:

$$TC(I_{PTAT}) = \frac{1}{I_{PTAT}} \cdot \frac{\partial I_{PTAT}}{\partial T} \quad (2)$$

$$TC(I_{PTAT}) = \frac{1}{V_T} \cdot \frac{\partial V_T}{\partial T} - \frac{1}{R_1} \cdot \frac{\partial R_1}{\partial T} = TC(V_T) - TC(R_1) \quad (3)$$

Because the first term of equation 3 has a positive TC ($\frac{\partial V_T}{\partial T} \cong 0.086 \text{ mV}/^\circ\text{C}$), a sheet resistor with a higher negative TC helps to increase the $TC(I_{PTAT})$, consequently the

sensor sensitivity ($S = \frac{\partial I_{PTAT}}{\partial T}$) will also increase. On the other hand, the second-order component of the $TC(R_1)$ introduces unwanted nonlinearity error to sensor measurement at high and low T. Hence, a poly resistor with the smallest available negative TC has been selected from the used technology. The I_{PTAT} is designed to be 5 μA at room temperature as a trade-off choice between the power dissipation and the resistor size defined by the sheet resistance. Another vital consideration toward reducing I_{PTAT} is to avoid the resistor's self-heating effect which add an offset error to the measured temperature.

The CCO circuit is a CMOS type current-mode relaxation oscillator [32] that also use a simple current-mode comparator (M21-M23) adapted from [33] to generate clock type signal by comparing the capacitor voltages to the reference voltage (V_{BGR}). With high enough gain of the comparator, the output oscillated thermal dependent signal frequency can be approximated to:

$$f_{OSC} = \frac{1}{T_{OSC}} = \frac{I_{PTAT}}{2C_{1,2}V_{BGR}} \quad (4)$$

because in the design, $C_1 = C_2$ and are charging with the same amount I_{PTAT} and compared to equal trigger voltage (V_{BGR}), the duty cycle of the output signal is almost 50%. The V_{BGR} is not designed to have a minimum possible TC as in the prevalent case of the BGR circuits. In this design, the TC of the V_{BGR} is tuned by adjusting the R_2/R_1 ratio during simulation to compensate for the residual nonlinearity effect of both the TSC and CCO units. Because The TC of the used MIM capacitor is very small and can be ignored, the output clock signal has PTAT characteristics with linearity dominated by the linearity of the PTAT current.

It is possible to generate the clock signal using only one capacitor, as authors did in [33]. However, in this case, the capacitor must be completely discharged to zero before the next charging cycle starts. Hence, it is required to delay the decision of the latch circuit using a delay circuit and using a fast discharging switch to the ground. Although the delay circuit is not complex and can be implemented using a chain of inverters and capacitors, the delay time dependency on the PVT condition can introduce an error to the signal frequency. The latter problem can be reduced by using a larger capacitor, increasing the design size. Also, it is possible to use the very basic current starved oscillator [34] to convert the PTAT current to a frequency; however, this type of circuit has a voltage supply dependency.

Finally, the transistors (M28-M33) represent the necessary startup circuit of the BGR. A slight modification has been introduced to the work presented in [35], wherein this paper, startup sinking and sourcing currents are injected into the BGR upper and lower mirrors respectively to guarantee a safe startup under the worst PVT conditions. The dynamic startup currents go to zero after the BGR successive initiation, therefore, it has no impact on the I_{PTAT} characteristics. The MOSFETs size ratios of the proposed circuit are listed in table 1 and designed to fit the circuit functionality under worst-case conditions with smallest possible area.




Figure 1 The proposed temperature sensor schematic circuit using the XFAB 0.35 μm technology.

Table 1 MOSFET size ratios of the proposed sensor circuit

Tr. Nr.	(W/L) [$\mu\text{m}/\mu\text{m}$]	Tr. Nr.	(W/L) [$\mu\text{m}/\mu\text{m}$]
M1	30/8	M13	120/2
M2-M6, M15-M20	60/2	M14	120/2
M7	10/8	M24, M26	6/0.35
M8-M12, M21-M23	20/2	M25, M27, M30	2/0.35
M28	0.5/24	M29	5/0.35
M31	1/0.35	M32	5/0.35
M33	30/30		

3 4. Layout Implementation and Post Layout Simulation Results

In addition to using high impedance mirrors with a channel length of 2 μm , the common-centroid layout technique is followed during the layout design to improve the current matching. The circuit layout is shown in figure 2 consumes only 0.028 mm^2 .




Figure 2 Physical implementation of the proposed temperature sensor.

The sensor post-layout output characteristics is presented in figure 3 under all process corners, while the nonlinearity error is derived and given in figure 4 based on the best-fit line calculation. The worst-case nonlinearity error was found to be -2.467°C at the WP corner and supply voltage of 3 V. The average sensitivity of the sensor ($\frac{\partial f_{osc}}{\partial T}$) at nominal conditions ($V_{DD}=3.3\text{ V}$ and typical mean process) is $1.957\text{ kHz}/^\circ\text{C}$.




Figure 3 Temperature sensor output characteristics at $V_{DD}= 3.3\text{ V}$ and all possible process corners (TM: typical mean process, WP: worst-case power, WS: worst-case speed, WO: worst-case one, WZ: worst-case zero).

The change in the output frequency with the process corners is due to the process effect on sheet resistance which leads to change I_{PTAT} as shown in figure 5, and also the same effect on the capacitance. The sensor power dissipation is proportional to the output frequency at the relevant temperature with a figure of merit equal to $0.2\frac{\mu\text{W}}{\text{kHz}}$ under




Figure 4 Temperature sensor nonlinearity error at VDD= 3.3 V and all possible process corners.




Figure 5 I_{PTAT} characteristics at VDD= 3.3 V and all possible process corners..

nominal conditions, while the sensor consumes $318 \mu\text{W}$ at the same condition. It is possible to reduce the power consumption by reducing the sensor frequency using larger capacitors/resistors. However, this will trade the design area, making this choice unsuitable for integrating more than one sensor on the same die. Another option is using a resistorless temperature-dependent nano-current source like the one proposed in [36]. However, the current-temperature linearity cannot be compared to the one based ΔV_{BE} solution presented in this design. Finally, the proposed sensor output signal frequency shows low sensitivity to the supply variation from 3 V to 3.6 V, where f_{OSC} changes only by 0.9 %.

4 Conclusion

In this paper, a 0.028 mm^2 quasi-digital temperature sensor based on ΔV_{BE} PTAT current source and simple current mode relaxation oscillator is designed using XFAB $0.35 \mu\text{m}$. The achieved worst-case nonlinearity error of -2.467°C for the temperature range from -40°C to 85°C

makes it a suitable candidate for an on-chip power monitoring systems with the possibility to integrate more than one due to its small size. Future work includes the insertion of the proposed sensor with other recently proposed non-intrusive sensors [37] to capture the dynamic variations of the system by using low-cost indirect measurement methods.

5 Literature

- [1] Y.-L. Lo and Y.-T. Chiu, "A high-accuracy, high-resolution, and low-cost all-digital temperature sensor using a voltage compensation ring oscillator," *IEEE Sensors Journal*, vol. 16, no. 1, pp. 43–52, 2015.
- [2] V. Szekely, C. Marta, Z. Kohari, and M. Rencz, "Cmos sensors for on-line thermal monitoring of vlsi circuits," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 5, no. 3, pp. 270–276, 1997.
- [3] S. M. Bowers, K. Sengupta, K. Dasgupta, B. D. Parker, and A. Hajimiri, "Integrated self-healing for mm-wave power amplifiers," *IEEE Transactions on Microwave Theory and Techniques*, vol. 61, no. 3, pp. 1301–1315, 2013.
- [4] Z. Wan, W. Yueh, Y. Joshi, and S. Mukhopadhyay, "Enhancement in cmos chip performance through microfluidic cooling," in *20th International Workshop on Thermal Investigations of ICs and Systems*, 2014.
- [5] M. Frankiewicz and A. Kos, "Overheat protection circuit for high frequency processors," *Bulletin of the Polish Academy of Sciences: Technical Sciences*, pp. 55–59, 2012.
- [6] W. Huang, M. R. Stan, S. Gurumurthi, R. J. Ribando, and K. Skadron, "Interaction of scaling trends in processor architecture and cooling," in *2010 26th Annual IEEE Semiconductor Thermal Measurement and Management Symposium (SEMI-THERM)*, pp. 198–204, IEEE, 2010.
- [7] Z. Tang, Y. Fang, Z. Shi, X.-P. Yu, N. N. Tan, and W. Pan, "A $1770\text{-}\mu\text{m}^2$ leakage-based digital temperature sensor with supply sensitivity suppression in 55-nm cmos," *IEEE Journal of Solid-State Circuits*, vol. 55, no. 3, pp. 781–793, 2020.
- [8] A. König, "Integrated sensor electronics with self-x capabilities for advanced sensory systems as a baseline for industry 4.0," in *Sensors and Measuring Systems; 19th ITG/GMA-Symposium*, pp. 1–4, VDE, 2018.
- [9] A. C. Kammara, A. König, T. Graef, A. Chinazzo, C. Dobariya, F. Casper, J. Paul, C. Glenske, and J. Traute, "Co-design of mr sensor and sensor electronics for self-x integrated sensory systems," in *Sensors and Measuring Systems; 19th ITG/GMA-Symposium*, pp. 1–4, VDE, 2018.
- [10] "In-chip monitoring and sensing," *Synopsys*. Accessed: 3-3-2022.
- [11] Y.-J. An, K. Ryu, D.-H. Jung, S.-H. Woo, and S.-O.

- Jung, "An energy efficient time-domain temperature sensor for low-power on-chip thermal management," *IEEE sensors journal*, vol. 14, no. 1, pp. 104–110, 2013.
- [12] D. E. Duarte, G. Geannopoulos, U. Mughal, K. L. Wong, and G. Taylor, "Temperature sensor design in a high volume manufacturing 65nm cmos digital process," in *2007 IEEE Custom Integrated Circuits Conference*, pp. 221–224, IEEE, 2007.
- [13] Y.-S. Lin, D. Sylvester, and D. Blaauw, "An ultra low power 1v, 220nw temperature sensor for passive wireless applications," in *2008 IEEE custom integrated circuits conference*, pp. 507–510, IEEE, 2008.
- [14] W. Choi, Y. Lee, S. Kim, S. Lee, J. Jang, J. Chun, K. A. A. Makinwa, and Y. Chae, "A compact resistor-based cmos temperature sensor with an inaccuracy of 0.12°C (3σ) and a resolution fom of $0.43\text{ pj} \cdot \text{k}^2$ in 65-nm cmos," *IEEE Journal of Solid-State Circuits*, vol. 53, no. 12, pp. 3356–3367, 2018.
- [15] F. Udrea, S. Santra, and J. W. Gardner, "Cmos temperature sensors-concepts, state-of-the-art and prospects," in *2008 International Semiconductor Conference*, vol. 1, pp. 31–40, IEEE, 2008.
- [16] W. Yang, H. Jiang, and Z. Wang, "A 0.0014 mm² 150 nw cmos temperature sensor with nonlinearity characterization and calibration for the -40°C to $+60^{\circ}\text{C}$ measurement range," *Sensors*, vol. 19, no. 8, p. 1777, 2019.
- [17] M. Bashir, S. R. Patri, and K. Krishna Prasad, "A low power, frequency-to-digital converter cmos based temperature sensor in 65 nm process," in *International symposium on VLSI design and test*, pp. 657–666, Springer, 2017.
- [18] B. Yousefzadeh, S. Heidary Shalmany, and K. A. A. Makinwa, "A bjt-based temperature-to-digital converter with $\pm 60\text{ mk}$ (3σ) inaccuracy from -55°C to $+125^{\circ}\text{C}$," *IEEE Journal of Solid-State Circuits*, vol. 52, no. 4, pp. 1044–1052, 2017.
- [19] S. Y. Yurish, N. V. Kirianaki, and R. Pallàs-Areny, "Universal frequency-to-digital converter for quasi-digital and smart sensors: specifications and applications," *Sensor review*, 2005.
- [20] D. Akella Kamakshi, A. Shrivastava, and B. H. Calhoun, "A 0.2 v, 23 nw cmos temperature sensor for ultra-low-power iot applications," *Journal of Low Power Electronics and Applications*, 2016.
- [21] S. Park and S. Byun, "A 0.026 mm² time domain cmos temperature sensor with simple current source," *Micromachines*, vol. 11, no. 10, p. 899, 2020.
- [22] B. Zambrano, E. Garzón, S. Strangio, F. Crupi, and M. Lanuzza, "A 0.05 mm², 350 mv, 14 nw fully-integrated temperature sensor in 180-nm cmos," *IEEE Transactions on Circuits and Systems II: Express Briefs*, 2021.
- [23] S. Jeong, Z. Foo, Y. Lee, J.-Y. Sim, D. Blaauw, and D. Sylvester, "A fully-integrated 71 nw cmos temperature sensor for low power wireless sensor nodes," *IEEE Journal of solid-state circuits*, vol. 49, no. 8, pp. 1682–1693, 2014.
- [24] R. Freier, S. Braun, and A. König, "Digital asynchronous on-chip temperature measurement using a buffer ring," in *International Multi-Conference on Systems, Signals & Devices*, pp. 1–5, IEEE, 2012.
- [25] Z. Huang, Z. Tang, X.-P. Yu, Z. Shi, L. Lin, and N. N. Tan, "A bjt-based cmos temperature sensor with duty-cycle-modulated output and $\pm 0.5^{\circ}\text{C}$ (3σ) inaccuracy from -40°C to $+125^{\circ}\text{C}$," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 68, no. 8, pp. 2780–2784, 2021.
- [26] Y. Liu, Y. Lei, M.-K. Law, B. Veigas, P.-I. Mak, and R. P. Martins, "A time-domain cmos temperature sensor using gated ring oscillator with linearity optimization," in *2021 International Symposium on Signals, Circuits and Systems (ISSCS)*, pp. 1–4, IEEE, 2021.
- [27] "CUSTOMIZED INDUSTRIAL SENSOR MODULES FOR FUTURE IOT APPLICATIONS", Accessed 6 March 2022.
- [28] C. Azcona, B. Calvo, N. Medrano, and S. Celma, "1.2 v–0.18- μm cmos temperature sensors with quasi-digital output for portable systems," *IEEE Transactions on Instrumentation and Measurement*, vol. 64, no. 9, pp. 2565–2573, 2015.
- [29] N. V. Kirianaki, S. Y. Yurish, N. O. Shpak, and V. P. Deynega, *Data acquisition and signal processing for smart sensors*. Wiley Chichester, England:, 2002.
- [30] C. Azcona, B. Calvo, N. Medrano, S. Celma, and M. Valero, "A cmos micropower voltage-to-frequency converter for portable applications," in *2011 7th Conference on Ph. D. Research in Microelectronics and Electronics*, IEEE, 2011.
- [31] P. E. Allen and D. R. Holberg, *CMOS analog circuit design*. Elsevier, 2011.
- [32] M. P. Flynn and S. U. Lidholm, "A 1.2- μm cmos current-controlled oscillator," *IEEE Journal of Solid-State Circuits*, 1992.
- [33] U. Denier, "Analysis and design of an ultralow-power cmos relaxation oscillator," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 57, no. 8, pp. 1973–1982, 2010.
- [34] C. Shekhar and S. Qureshi, "Design and analysis of current starved vco targeting scl 180 nm cmos process," in *2018 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS)*, 2018.
- [35] S. S. Chouhan and K. Halonen, "Design and implementation of a micro-power cmos voltage reference circuit based on thermal compensation of vgs," *Micron Electronics Journal*, 2015.
- [36] H. J. Oguey and D. Aebischer, "Cmos current reference without resistance," *IEEE Journal of Solid-State Circuits*, 1997.
- [37] S. Alraho, Q. Zaman, and A. König, "Predicting the analog integrated circuit performance using indirect measurements based on simulations," *Sensor and Measurement SMSI Science International (SMSI)*, 2021.