Hardware Acceleration for Beamforming Algorithms based on Optimized Hardware-/Software Partitioning

René Schmidt, Stephan Blokzyl, Wolfram Hardt,
Technische Universität Chemnitz, Straße der Nationen 62, D-09111 Chemnitz, Germany,
{rene.schmidt, stephan.blokzyl, wolfram.hardt}@informatik.tu-chemnitz.de

Abstract:
Beamforming techniques are widely used in many fields of research like sonar, radar, wireless communication and speech processing applications. Beamforming algorithms are mainly used for signal enhancement and direction of arrival estimation. In applications for tracking mobile communication partners like speaker or aircrafts, beamforming algorithms are employed to estimate the direction of arrival.

Beamforming processing is always accompanied by high computational costs, which are challenging for embedded devices. Recent approaches process the calculation in frequency domain to reduce the processing time. However, in many cases the processing is still very slow and cannot be used for real-time processing. Alternative real-time solutions based on FPGAs face the drawback of long development processes and restricted communication interfaces.

This paper introduces a novel implementation approach based on System on Chip (SoC) technology with optimized Hardware-/Software Partitioning for real-time delay and sum beamforming. Basis for evaluation is a runtime measurement of software implementations to determine computation steps with high processing time and parallelization capabilities. Extracted computation steps are implemented on an associated FPGA with full pipelined architecture for high data throughput and fast processing speed. The complexity of the deduced architecture is evaluated regarding data length and data width with respect to computational accuracy.

Key words: Beamforming, System on Chip, Hardware-/Software Partitioning, Parallelization

Introduction
Nowadays, beamforming algorithms are used in numerous fields of applications. One field of application is the data generation as it is done in sonar systems to isolate ocean waveguide information [1]. As another example, the automotive industry uses beamforming algorithm for data fusion approaches to merge signals from distinct short range radar systems [2]. However, a main application for beamforming algorithms is signal quality enhancement. On this account, beamforming methods are used in wireless applications [3] and RF designs [4] to enhance the signal quality. Another field of application is spatial filtering focusing on separation of mutually effecting frequencies. In result the signal quality is increased as well [5]. Furthermore, beamforming algorithms are used in speech processing applications to improve speaker signal quality from a certain direction. In result, the signal quality increases and suppressing unintended influencing signals generated by sound sources in different directions like background noises [6].

However, beamforming algorithms can be used in opposite direction. The previous fields of application mainly focused on signal enhancement while another main application of these algorithms is direction of arrival estimation [7]. On basis of beamforming the direction of arrival is identified and used for speaker localization and tracking [8] or determining the position of aircrafts [9]. For this applications steered beamformers are used accompanied by high computational effort challenging embedded devices.

In the following, possible hardware acceleration techniques for beamforming algorithms determining the direction of arrival are analyzed and advantages and disadvantages of the distinct approaches are discussed. Basis for further considerations is the analysis of runtime and calculation complexity of a common delay and sum (DAS) beamformer. For elucidation of the theoretical values an exemplary implementation of the beamformer is used. On this basis, a novel System on Chip (SoC) design will be derived. The novel approach will be
described in detail and evaluated with respect to runtime and hardware utilization. Finally, the results are presented and critically discussed in conjunction with a summary of the paper and possible improvements in future works.

Related Work
As previously mentioned, the main problem of beamforming algorithms is the high computational complexity. One possibility to realize a beamforming algorithm for direction of arrival estimation is the calculation in time domain providing simple implementation effort, but reducing the angle accuracy drastically. This raises from the direct proportional dependency of sampling rate $F_s$ and angle resolution represented by following equation:

$$\Delta_i = \left\lfloor F_s \frac{i \cdot b \sin(\theta)}{c} \right\rfloor$$

with $\Delta_i$ representing amount of delayed samples, intermediated sensor distance $b$, input angle $\theta$, signal speed $c$ and $i \in \{1, 2, \ldots, M\}$ where $M$ is the amount of sensors. This implies the increasing of accuracy can just be obtained by increasing the sampling rate. For time domain calculation all input signal are delayed by $\Delta_i$ in respect to input angle $\theta_n$ with $n \in \{1, 2, \ldots, N\}$ where $N$ represents the measurement window size. In time domain each sample of the measurement window represent an angle according to equation (1) (comp. Fig. 1). Afterwards the delayed signals according to $\theta_n$ are summed up. This procedure is repeated for all $N$. The maximum amplitude of the summed values represents the direction of arrival. Considering the described computation a calculation complexity of $O(N^2)$ can be identified.

Because of the high computational costs accompanied by low accuracy the calculation is transferred to frequency domain. In this context the convolution in time domain is reduced to a multiplication in frequency domain in conjunction with less computational effort. Another benefit is the representation of the time delay $\Delta$ as phase shift in frequency domain defined as steering vectors. In consequence an arbitrary angle resolution can be achieved restricted by computational power only. Therefore, the calculation complexity in frequency domain results in $O(N_a \cdot N_{FFT})$ where $N_a$ represents the amount of angles with respect to angle resolution and $N_{FFT}$ represents the amount of frequency components resulting of FFT usage and defining FFT resolution.

The previously discussed arguments are universally valid for beamforming algorithms. However, in last decades numerous versions of beamforming methods have been developed. Each of this algorithms rely on additional non trivial calculations effecting the calculation complexity. One example is Minimum Variance Distortionless Response (MVDR) beamformer depending on an inverse calculation of $M \times M$ matrix [10]. Another example is the Multiple Signal Classification (MUSIC) beamformer depending on calculation of eigenvalues of an equal sized matrix [11].

Consequently, the transfer in frequency domain alone is not sufficient to solve the computational effort problem. On this account, the algorithms has been realized on specialized Hardware like Field Programmable Gate Arrays (FPGA) [12] or Graphics Processing Units (GPUs) [13] beside powerful PCs.

FPGA based realizations provide a high degree of flexibility with regards to correlated requirements as well as maximum parallelization capabilities. Another big benefit of FPGA usage is the low power consumption leading to a variety of possible applications. On the contrary, FPGA development is accompanied by long development times reasoned by specialized hardware implementation for the specific use case. Furthermore, there is a reduction of usability through additional specialized interfaces for data transfer reducing the throughput of FPGA designs.

On the other hand, GPUs have very high power consumption, but offer high performance and good parallelization characteristics with high throughputs and high processing speed.

In summary, a normal PC is powerful and can handle the specified algorithms in acceptable computing time, but is not suitable for mobile use due to the lack of mobility and high power consumption. FPGAs have low power consumption and high parallelization capabilities, but facing the drawback of long development times. GPUs, on the other hand,
have high power consumption but offer enormous throughput and acceleration possibilities.

A compromise between power consumption, mobility and hardware acceleration is represented by the SoCs from Xilinx and Altera. The combination of ARM Processor and FPGA provides high flexibility and parallelization capabilities with low power consumption and provides novel possibilities for hardware/software partitioning due to standardized flexible communication interfaces. For this reason, this architecture provides a suitable basis for accelerating beamforming algorithm for the usage on embedded devices.

For identification of potential task for hardware acceleration, the following chapter provides a detailed description and run time analysis of a standard beam scan algorithm represented by the DAS beamformer.

**Algorithmen Analysis**

To analyze the most popular representative of the beam scan algorithms, the DAS beamformer, the input signal of the sensors is defined as follows:

\[ x(t) = g(t) * s(t) + n(t) \]  

Where \( g \) represents the spatial response of signal source \( s \) with additive gaussian noise \( n \) at time \( t \). The beamformer output can be represented as:

\[ y(t) = \omega^H X(t) \]  

Where \( \omega = [\omega_1, \omega_2, \ldots, \omega_M] \) defines the weights of the input channels and \( H \) is the Hermitian transpose. Transforming the input signal \( x_t \) to frequency domain equation (2) has to be rewritten as:

\[ X_t(k) = G_t(k) S(k) + N_t(k) \]  

With \( X_t \) representing the result of applying a SFFT to the corresponding input signal \( x_t \). Furthermore, \( S \) is the signal spectrum of signal source \( s \) and noise spectra \( N \). This leads to beamformer output definition:

\[ Y_t(k) = W^H(k) X(k) \]  

With spatial filter \( W \) describing the time delay of equation (1) in frequency domain by a phase shift with respect to input angle \( \theta \).

The Delay and Sum Beamformer determines the direction of arrival by successively scanning of the power spectrum. Input angle \( \theta \) is defined by the maximum magnitude of the power spectrum defined by [14]:

\[ P(\omega) = \frac{1}{k} \sum_{k=1}^{K} |X(k)|^2 = W^H X(k) X(k)^H W \]  

Where \( R_{xx} \) is the well-known covariance matrix of input signal \( X(k) \) defined by \( R_{xx} = X(k) X(k)^H \). Spatial filter \( W \) represents the steering vectors defined by [14]:

\[ S(\theta) = [s(\mu_1(k, \theta)), s(\mu_2(k, \theta)), \ldots, s(\mu_M(k, \theta))] = \begin{bmatrix} \frac{1}{M} \sum_{i=1}^{M} e^{j\mu_i(1, \theta)} & \frac{1}{M} \sum_{i=1}^{M} e^{j\mu_i(2, \theta)} & \cdots & \frac{1}{M} \sum_{i=1}^{M} e^{j\mu_i(M, \theta)} \\ \vdots & \vdots & \ddots & \vdots \\ \frac{1}{M} \sum_{i=1}^{M} e^{j(M-1)\mu_i(1, \theta)} & \frac{1}{M} \sum_{i=1}^{M} e^{j(M-1)\mu_i(2, \theta)} & \cdots & \frac{1}{M} \sum_{i=1}^{M} e^{j(M-1)\mu_i(M, \theta)} \end{bmatrix} \]  

In this context, term \( e^{j\mu_i(q, \theta)} \) represents the phase shift of input signal \( X \) with respect to input angle \( \theta \), frequency bin \( k \) and sensor \( q \). On this basis \( \mu \) has to be defined as:

\[ \mu(k, \theta) = \frac{2\pi}{\lambda} b \sin(\theta) \]  

Where \( \lambda \) is the wavelength of frequency \( k \). In consequence the direction of arrival is described by the maximum amplitude of equation (7):

\[ \arg\max \{P(\theta)\} = \arg\max \{S(\theta)^H R_{xx} S(\theta)\} \]  

The described algorithm results in the process flow depict in Fig. 2.

![Fig. 2: Process flow for Beamforming computation.](image-url)
values has to be determined. For the determination of one component of matrix \( R_{xx} \) M complex multiplications and M-1 additions has to be executed leading to a runtime complexity of \( O(M^3) \) for one frequency component. The process has to be repeated for each frequency bin successively conducting in runtime complexity of \( O\left(\frac{N_{FFT}}{2} M^3\right) \). According to the master theorem, if \( M \ll N_{FFT} \) the complexity for \( R_{xx} \) determination can be estimated by \( O(N_{FFT}) \).

The final power calculation from equation (7) is realized in the subsequent “Calc. Power” block. Therefore, the steering vectors given by equation (8) are multiplied with the determined matrix \( R_{xx} \) to archive the power level corresponding to input angle \( \theta \). The computation of equation (7) has to be repeated for each possible input angle and for each frequency component resulting in runtime complexity of \( O\left(\frac{N_{FFT}}{2} N_b \right) \cdot O(W^H R_{xx} W) \). The computational costs for \( W^H R_{xx} \) can be estimated by \( O(M^3) \). The result of this matrix multiplication is a vector of length M which has to be multiplied by the steering vector as well. In consequence, the vector multiplication has to be estimated by \( O(M^2) \). Subsequently, the absolute value of the result has to be determined. The calculation is accompanied by two multiplications for square computation, one addition and one square root determination resulting in \( O(3N_b \log n_b 2O(\log n_b)) \) with \( n_b \) defining number of bits [15]. In consequence the total runtime complexity is \( O\left(\frac{N_{FFT}}{2} N_b \right) \cdot O(M^3 + M^2 + 3n_b \log n_b 2O(\log n_b)) \). Following the master theorem the complexity can be reduced to \( O(\frac{N_{FFT}}{2} N_b) \). The last task is the maximum detection with a trivial runtime of \( O(N_b) \).

For clarification of the theoretical time estimation, the system has been implemented on a Cortex A9 ARM Processor with the purpose to measure the time for each described task. For evaluation a FFT resolution of 1024, an angle granularity of one degree and three input sensors have been chosen. The results are depicted in Tab.1.

Tab. 1: Results of runtime measurement for DAS with 3 Sensoren, \( N_{FFT} \) 1024 und \( N_a \) 180 implemented on ARM Cortex A9 Prozessor.

<table>
<thead>
<tr>
<th>Task</th>
<th>Complexity</th>
<th>Time (ms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Record Data</td>
<td>( O(MN_{FFT}) )</td>
<td>1,313</td>
</tr>
<tr>
<td>SFFT</td>
<td>( O(N_{FFT} \log(N_{FFT})) )</td>
<td>1,668</td>
</tr>
<tr>
<td>Calc Rxx</td>
<td>( O\left(\frac{N_{FFT}}{2} M^4\right) )</td>
<td>5,124</td>
</tr>
<tr>
<td>Calc Power</td>
<td>( O(N_{FFT} N_a) )</td>
<td>533,181</td>
</tr>
</tbody>
</table>

The results show that the runtime of \( O\left(\frac{N_{FFT}}{2} N_a M\right) \) in combination with the expensive constant costs for square root calculation effecting the overall runtime massively. In consequence the theoretical consideration and the exemplary time measurement identifying the power calculation as bottleneck in the localization process.

The following chapter describes a novel approach for hardware acceleration bases on SoC Architecture with the aim of dissolving the bottleneck.

System on Chip Architecture

To handle the identified bottleneck a Xilinx Zynq SoC is used. The SoC combines a Cortex A9 ARM Processor and FPGA with the standardized AXI-Interface as communication medium. The Aim of the design is to use the parallelization capabilities of the FPGA to dissolve the bottleneck and improve the throughput of the power calculation but also keep the most possible flexibility to compensate the FPGA development costs.

A localization system bases on beamforming algorithms usually depends on the amount of sensors M, the scanning region defined by angle range, the granularity of the angles resulting in number of steering vectors \( N_a \) and length of measurement window \( N_{FFT} \) given by FFT resolution. To ensure the greatest possible flexibility and reusability of the FPGA design, the realization should be independent from this parameters as fare as possible.

By considering equation (7) and the corresponding runtime complexity it is clear that all this parameters influencing the calculation. The amount of angles and angle granularity are indirectly given by the amount of steering vectors. The steering vectors depend on the frequency components and possible input angles only whereby a calculation in the initialization phase is sufficient. On the other hand, the calculation of \( R_{xx} \) has to be adapted with each measurement window. Nevertheless, the amount of steering vectors has a huge memory complexity since there is one complex steering vector for each frequency component, input angle and sensor. This leads to a memory usage of \( O\left(\frac{N_{FFT}}{2} N_a M\right) \) which represent a big challenge for FPGAs and the limited Block RAM resources to store all steering vectors initially. For this reason, the steering vectors has to be transferred from the DDR RAM separately.

On this account, the task of the process flow depict in Fig.2 are mapped to the software part until task “Calc Rxx”, the other tasks are mapped to the hardware part connected by DMA controller and AXI-Lite interface. The resulting
system architecture is shown in Fig. 3. The maximum detection has been moved to the hardware part to reduce communication costs. After power calculation $N_x$ values have been generated and have to be transferred to the software by a DMA Controller with subsequently maximum detection. However, usually just the direction of arrival is needed which is represented by one angle with maximum magnitude. Based on this just one angle need to be transferred if the maximum detection is realized on hardware.

Fig. 3: System architecture with HW-/SW-Partitioning.

Since a huge amount of data has to be transferred between processor and FPGA a DMA controller is used to transfer all necessary data from DDR RAM to FPGA by direct memory access sequentially. Reversely, an AXI-Lite interface is used, since it provides less hardware utilization and simple usability for transferring low amount of data. After finishing the calculation process, the angel indicating the direction of arrival has to be transferred only, reasoning the usage of AXI-Lite interface. Additionally the AXI-Lite interface acts as configuration interface as well.

Reviewing equation (7) in detail it is evident, that the matrix multiplication can be divided in three parallel vector multiplications. This vector multiplications can be efficiently implemented with shift registers. The following vector multiplication proceeds in parallel with one clock cycle delay (see Fig. 4).

$$
\begin{pmatrix}
R_{11} & R_{12} & R_{13} \\
R_{21} & R_{22} & R_{23} \\
R_{31} & R_{32} & R_{33}
\end{pmatrix}
\begin{pmatrix}
W_1 \\
W_2 \\
W_3
\end{pmatrix}
\rightarrow
\begin{pmatrix}
x_1 \\
x_2 \\
x_3
\end{pmatrix}
\rightarrow
\begin{pmatrix}
(P(a))
\end{pmatrix}
$$

Fig. 4: Schematic power calculation of equation (7) with parallel vector multiplication (gray) for $M=3$.

This calculation has to be carried out $N_x$ times without changes of the $R_{xx}$ values. For this reason, the values for $R_{xx}$ are transmitted once for each frequency component to subsequently stream the steering vectors through the calculation architecture. This approach has been realized in the following FPGA design depicted in Fig. 5.

Fig. 5: Block diagram of FPGA Design for parallel computation of equation (7) with maximum detection for $M=3$. Calculation instances are displayed dark gray routing and storing instances light gray divided in computation level L1 to L8.

The data are transmitted to the FPGA by a simple streaming protocol, whereas the first $M^2$ data are identified as $R_{xx}$ entries. The $R_{xx}$ entries are stored in RXX Storage. All other incoming data are steering vectors which are stored in $M$ separated FIFOs. The FIFOs representing one row of the matrix depict in equation (8). For
communication reduction the first row is not transmitted since it is constant one. The DMA Controller supports 32bit and 64 bit interfaces. For this implementation, 64bits are used which is logical divided in two 32bit values. The two values representing the real and imaginary part of one complex number. For this reason an arbitrary amount of sensors can be supported since they can be identified by a simple modulo calculation.

After the $R_{xx}$ values and the steering vectors have been transferred, the data according to formula (7) and the schematically represented calculation in Fig.4 are transferred into the calculation architecture by a multiplexer.

The first level of the calculation architecture (L1) is formed by M complex multipliers, which as the name implies, realizes a multiplication of complex numbers. To reduce the number of DSP cores, which are used to perform the multiplications, the calculation is realized as follows:

$$z_1 = (a + bi) \quad z_2 = (c + di)$$

$$R(z_1 \cdot z_2) = ac - bd \quad (11)$$

$$I(z_1 \cdot z_2) = (a + b)(c + d) - ac - bd \quad (12)$$

The advantage over the traditional variant is the reduction of four multiplications to three multiplications leading to a reduction of M DSP cores per calculation level. The resulting calculation tree is depict in Fig.6.

![Fig. 6: computation flow for complex multiplication for $z_1 \cdot z_2$.](image)

The realization requires three clocks for one complex multiplication until the result is obtained, but offers a full pipelined structure with maximum throughput.

The multiplexer passes the corresponding matrix components from Fig. 4 one after the other to the complex multipliers. The multiplication results are transferred to level 2 (L2). In L2 the summation of the intermediate results takes place ending the parallel matrix calculation shown in Fig.4. The result of L2 is the row vector $(x_1, x_2, x_3)$ in Fig. 4. In L3 the multiplication of row vector $x$ and steering vector takes place. For this reason the incoming steering vectors are delayed in such way so that they are present at the appropriate time at L3. The resulting summands are summed in level 4 leading to the sum representing the complex value of $P(\Theta)$. In L5 the square of the real and imaginary part transferred from L4 is calculated summed and forwarded to L6 for square root determination. For square root computation the Cordic-IP core is used, provided by the vendor. Result of L6 is the power value of the dedicated frequency component at input angle $\Theta$. Since the results must be added over all frequency components, each value is stored in a BRAM. In each subsequent iteration the values are read and summed up in parallel. For this purpose, the number of angles $N_\Theta$ must be transferred once during the initialization phase via AXI-Lite interface. In the last step, the maximum is determined by storing the current maximum and the associated angle index for each iteration, which can be accessed via the AXI-Lite interface after completion of the calculation.

To determine the latency of the system, the respective latencies of the described blocks have to be added for each processing level. The multiplication in L1 and L3 requires three clock cycles while the summation in L2 and L4 takes one clock cycle only. Squaring the real and imaginary part in L5 is calculated in one clock cycle the subsequent summation requires one additional cycle. The calculation of the square root is more complex and requires 13 clock cycles until the result is available. The summation in L7 and the determination of the maximum in L8 are processed in one cycle respectively. In summery the latency of the design results in 25 clock cycles. The determination of the total runtime is given by the behavioral description of the system. To determine one power value, $N_\Theta$ steering vectors must be shifted through the calculation architecture. All $N_\Theta$ steering vector have to be active for M clock cycles since all M components of matrix $R_{xx}$ have to be shifted through the complex multipliers. This results in a runtime of $N_\Theta \cdot M + 25$ clock cycles for one maximum determination of a frequency component. The process has to be repeated $\frac{N_{FFT}}{2}$ times for each frequency component. The total runtime results in $\frac{N_{FFT}}{2} (N_\Theta \cdot M + 25 + T_{com})$ with $T_{com}$ defining the communication time for transferring the steering vectors from DDR RAM to FPGA. $T_{com}$ can be estimated by $N_\Theta$ clock cycles, but includes additional communication costs for DMA controller processing leading to inaccuracies in the estimated total runtime. The conversion from clock cycles to time units depends on the individual configured FPGA base frequency.
The correctness of the design has been verified by simultaneous simulations in Matlab and Vivado simulator.

**Results**

For evaluation purpose of the design architecture, the design has been implemented on a Zynq ZedBoard according to Fig.3. Correspondingly, the data acquisition, the determination of the SFFT and the calculation of the $R_{xx}$ matrix were implemented in software. On hardware the power computation and maximum detection have been realized with FPGA base frequency of 100 MHz.

Reviewing, the FPGA design from Fig. 5 is independent of the number of steering vectors, the definition of the steering vectors and the resolution of the FFT. However, the design architecture still depends on amount of sensors $M$ since each column in Fig.5, at level 1 to 3, represents one Sensor. For the usage of $M$ sensors $M$ complex multiplier and $M$ summations have to be implemented in L1 to L3 influencing the resource utilization massively. The following figure depicts the used Look Up Tables (LUT) and Flip Flops (FF) in respect to the amount of sensors.

![Fig. 7: Resource utilization of FFs and LUTs in dependency of used Sensors and linear trend (light and dark gray lines).](image)

It can be observed that a linear correspondence between resources and amount of sensors has been achieved. This can be explained by the linear relationship between the number of sensors and the required complex multiplier and summations. An additional observation is the constant relation between amount of LUTs and FFs, furthermore the amount of resources is almost equal.

For the realization of the multipliers DSP cores are used. The usage of the DSP cores depending on amount of sensors is shown in Figure 8. For the same reasons, a linear trend is identified for DSP usage. However, the number of DSP cores is twice as high as instantiated multipliers reasoned by DSP core input vector width. The calculation bases on the multiplication of 32 bit values while the DSP cores supporting a 25bit multiplication only. During synthesis, this is resolved by using 2 DSP cores reasoning the higher utilization.

![Fig. 8: Amount of used DSP Cores in dependency of used Sensors and linear Trend.](image)

The parameters $N_A$ and $N_{FFT}$ have no influence on the hardware resources, but determining the overall processing time mainly. As derived in the previous chapter, a linear dependency of the runtime $\frac{N_{FFT}}{2} (N_A M + 25 + T_{com})$ is expected. To evaluate the processing time, the design from Fig. 5 was used to proceed varying amounts of data, to measure the necessary runtime. The procedure was repeated 500 times to ensure the statistical significance. The data variability is the result of the variation of the parameters $N_A$ and $N_{FFT}$. The measurement results are illustrated in Figure 9 confirming the linear dependence on amount of steering vectors $N_A$ and processing time. Figure 10 shows the measurement results for different FFT resolutions. The linear relationship between amount of frequency components and processing time can be confirmed by the measurements as well.

The number of sensors have a linear influence on the processing time of the calculation as well since it defines the size of matrix $R_{xx}$. However, the high influence of $(M^3+M^2)$ of the sensor count has been cancelled out by the parallelization of the matrix calculation.

![Fig. 9: Dependency between angle resolution and average processing time with trend line.](image)
Even in a numerical comparison of runtimes, the design has significantly accelerated the processing time to the pure software solution. Compared to the software solution in Table 1, the processing time has been reduced from ~500 ms to ~4 ms. Even at four times higher resolution a processing time of ~15 ms was achieved which is much faster than a standard embedded processor. For illustration, the used ARM processor has a frequency of 700 MHz and needs approximately 500 ms for calculation. This is equivalent to approx. 350 million clock cycles, to achieve the same processing time of 4 ms a processor with a frequency of 87.5 GHz has to be used. The explanation can be derived from the comparison of runtime estimations. For Software solution a runtime of $O\left(\frac{N_{\text{FFT}}}{2} \cdot N_A \cdot M^2 + T_{\text{root}}\right)$ has been identified on the other hand a runtime of $O\left(\frac{N_{\text{FFT}}}{2} (N_A \cdot M + 25 + T_{\text{com}})\right)$ for hardware solution have been achieved. Comparing both results it is clear that the big factor of $O(M^2 + M^2 + T_{\text{root}})$ has been reduced to $O(M)$ reasoned by the parallelization of matrix calculation. Furthermore the calculation time of square root estimation has been canceled out reasoned by pipelining the root determination.

In summary, the presented design is flexible in terms of angular granularity, scan region and FFT resolution. Only a change in the number of sensors has an effect on the FPGA design. Furthermore, the processing time scales linear to all depending parameters.

**Conclusion and Future Work**

This paper presented a novel approach to hardware acceleration of beamscan algorithms for localization of signal sources. The algorithm class was analyzed and calculation bottlenecks identified. Based on the analysis, a Hardware-Software Co-Design was derived resolving the bottleneck. The design works in the frequency domain and is independent of the FFT resolution, the angle resolution, as well as the scan region. Only changes in sensor count leads to an adaption of the FPGA design. By the novel integrating of the FPGA into the localization system, the complexity of the system could be reduced leading to a linear scalability of all hardware resources and total runtime. Future work will deal with further reduction of DSP cores and optimization techniques to reduce the hardware resources.

**Acknowledgment**

The authors gratefully acknowledge funding by the DFG (GRK 1780/1).

**References**


